One of the most basic pattern recognition problems is whether a certain local feature occurs in some linear array to the left of some other local feature. We construct in this article circuits that solve this problem with an asymptotically optimal number of threshold gates. Furthermore it is shown that much fewer threshold gates are needed if one employs in addition a small number of winner-take-all gates. In either case the circuits that are 
Another obstacle for the application of classical circuit complexity theory to the design of efficient circuits for pattern recognition arises from the fact that most complexity studies focus on arithmetic and graph-theoretic problems, rather than on those computational tasks that typically arise in the context of pattern recognition. Both, in common machine vision approaches and in biological neural circuits for vision, the raw pixel image is first preprocessed by an array of local feature detectors (e.g.for the detection of edge segments, line segments, Gabor filters). Hence pattern recognition problems in vision typically require to find particular spatial arrangements of those local features, that are reported by local feature detectors. The local feature detectors are typically arranged in a one-or two-dimensional array that reflects the geometrical relationship between their receptive fields in the sensory space. In order to initiate a computational complexity analysis of algorithmic problems of this type we investigate in this article the arguably most simple problem of this type. We assure that there are two types of We investigate in this article circuits that compute ! % " with two types of gates that are both frequently discussed in models for neural computation: threshold gates and winner-take-all (WTA) gates. Both of these gates can be implemented very efficiently in analog VLSI, with an area that grows just linearly with the number of inputs to the gate, see (Mead, 1989) , and (Lazzaro et al., 1989) . A threshold gate computes a Boolean function The attractiveness of this model lies in its mathematical simplicity, and in its generality (see (Legenstein et al., 2001 ) and (Legenstein et al. ,2001b) for a more detailed analysis of the complexity measure total wire length, and results on the total wire length of circuits that solve two other pattern recognition tasks). It provides a rough estimate for the cost of connectivity both in artificial (basically 2-dimensional) circuits and in neural circuits, where 2-dimensional wire crossing problems are apparently avoided (at least on a small scale) since dendritic and axonal branches are routed through 3-dimensional cortical tissue. We also give bounds on the complexity of our circuit designs in the common abstract model for VLSI.
We refer to Section 12.2 in (Savage, 1998 ) for the precise definition of the abstract model for VLSI-area to which the theorems in this article refer. One assumes there that gates, input-and output-ports and wires cover rectilinear areas with a width and separation of at least . Areas occupied by different gates, inputand output-ports are not allowed to intersect with one another. Areas occupied by wires may intersect with areas occupied by gates, input-and output-ports and also 2 see (Lazzaro et al., 1989) 3 Any one of these nodes may be used to provide one of the inputs or to extract one of the outputs of the function.
with other wires, but there is a constant bound on the number of wire areas to which a point of the plane may belong. The complexity measure induced by this model is the area of the smallest rectangle that encloses the circuit. We follow (Savage, 1998) in assuming that in the VLSI-model one unit of time is needed to transmit a bit along a wire (of any length), and also for each gate switching. However in contrast to (Savage, 1998) we always assume that all inputs are presented in parallel.
We will show in Theorem 2.1 that ¨! % " can be computed by a circuit consisting
, with a total wire length of gates can in some contexts be computationally much more powerful than threshold gates, although they do not require much more area in analog VLSI (see (Maass, 2000) for some more general results in this direction).
Global Pattern Detection in 1-Dimensional Maps
We start the analysis of this pattern recognition task by showing that ¨! % " can be computed very fast by a circuit consisting of
give bounds on the total wire length of this circuit and the area that it occupies in a VLSI layout. This leads to the following threshold function for
. It follows thaẗ DasGupta (see (DasGupta et al., 1996) 
property 2:
property 3: . In this case, the weights for the second half of the remaining inputs to are small. So our aim will be to eliminate variables with large weights in . Then, the sum of the remaining inputs to will be too small to reach the threshold and the gate will output a constant for all possible values of non-constant inputs. In a first step, we set all inputs that contribute to and ! constant zero. The effect is that all weights of 's are small. We use another restriction to maintain small weights for non-constant 's. Then we set the inputs that have largest weights constant zero. We need to do this for at most of the remaining variables to let the gate output zero for all possible values of non-constant inputs. We can treat this case in a similar manner as case 3.
We have constructed a threshold circuit that has at least one gate less and computes
We In the basis case, we have 4 §
. Use property 1 to obtain a circuit that 
. This is a contradiction. Hence, In contrast to the threshold circuit of Theorem 2.1 just linear size integer weights are needed for this circuit.
Discussion
We have shown that the basic pattern recognition problem whether a certain local feature occurs to the left of some other local feature can be solved by circuits
